MacLeR: Machine Learning-based Run-Time Hardware Trojan Detection in Resource-Constrained IoT Edge Devices

Abstract-Traditional learning-based approaches for run-time Hardware Trojan detection require complex and expensive on-chip data acquisition frameworks, and thus incur high area and power overhead. To address these challenges, we propose to leverage the power correlation between the executing instructions of a microprocessor to establish a machine learning-based run-time Hardware Trojan (HT) detection framework, called MacLeR. To reduce the overhead of data acquisition, we propose a single 8 power-port current acquisition block using current sensors in time-division multiplexing, which increases accuracy while incurring reduced area overhead. We have implemented a practical solution by analyzing multiple HT benchmarks inserted in the RTL of a system-on-chip (SoC) consisting of four LEON3 processors 13 integrated with other IPs like vga_lcd, RSA, AES, Ethernet, and memory controllers. Our experimental results show that compared to state-of-the-art HT detection techniques, MacLeR achieves 10% better HT detection accuracy (i.e., 96.256%) while incurring a 7x reduction in area and power overhead (i.e., 0.025% of the area of the SoC and < 0.07% of the power of the SoC). In addition, we also analyze the impact of process variation and aging on the extracted power profiles and the HT detection accuracy of MacLeR. Our analysis shows that variations in fine-grained power profiles due to the HTs are significantly higher compared to the variations in fine-grained power profiles caused by the process variations (PV) and aging effects. Moreover, our analysis demonstrates that, on average, the HT detection accuracy drop in MacLeR is less than 1% and 9% when considering only PV and PV with worst-case aging, respectively, which is $\approx 10x$ less than in the case of the state-of-the-art ML-based HT detection technique.

2

3

4

9

10

11

12

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

I. INTRODUCTION

Globalization in an integrated circuit (IC) design-process has 31 exponentially increased the trend to outsource fabrication, which 32 makes the IC designs vulnerable to security threats like Hardware 33 Trojans (HT) [1]. These HTs can change the system functionality 34 (i.e., the functional Trojans), reduce reliability, increase the 35 likelihood of system failure, modify physical parameters [2][3] 36 like power consumption, accelerate aging factor [4][5], or 37 contribute to information leakage via side channels (i.e., the 38 parametric Trojans). These consequences can have severe and 39 long-lasting effects on the credibility of hardware, hence, making 40 it imperative to develop efficient HT detection techniques. 41

State-of-the-art HT detection techniques utilize side-channel 42 parameters, i.e., timing [6]-[8], power [9][10], current or 43 electromagnetic signals [11][12], based on the golden signatures 44 to detect an anomalous behavior [13]. However, in the case of 45 46 third-party-IP based designs, it is nearly impossible to extract the golden signatures because IPs can already be un-trusted. To 47 address this issue, various IP analysis-based approaches [14]-[16] 48 have been proposed, but they inherently pose the following 49 limitations: 50

- 1) A limited access to the IPs and measurement inaccuracies can 51 compromise the accuracy of the golden signatures. 52
- 2) Reverse engineering-based techniques are costly, and the 53 existing sensors-based techniques cannot encompass all the 54 possible input conditions because of the inherent quantization 55 loss of analog-to-digital conversion (ADC). 56

To address the above-mentioned limitations, different Machine 57 Learning (ML)-based techniques [9][17]-[19] have been 58 proposed that train the ML models for communication 59 patterns or power profiles. However, these techniques either 60

possess a large overhead of ML computations or a large overhead of run-time data acquisition, both of which would be infeasible in resource-constrained edge devices, especially under environmental and process variations. Therefore, these issues raise a key research question: how to enable a lightweight ML-based HT detection technique, and consequently, what is the associated run-time data acquisition overhead and the sensitivity to the process variations?

A. Motivational Case Study and Key Observations

To address the above question, we propose an alternative 70 approach that exploits the interaction between the trusted and 71 un-trusted IPs in an SoC to extract the corresponding anomalous 72 power profile that can be leveraged to design a low-overhead 73 ML-based HT detection technique. In the context of IoT 74 edge/embedded devices with a shared power distribution network 75 for multiple cores [20], we postulate a hypothesis, "the activity 76 in an un-trusted IP, interacting with the trusted IP, can have a 77 detectable impact on the power consumption of the trusted IP". 78

To corroborate this hypothesis, we perform a proof-of-concept 79 case study (see Fig. 1) using four MC8051 IPs that are connected 80 with multiple IPs (i.e., vga_lcd, AES, Ethernet, RS232, memory 81 controllers) in an SoC, and exchange the data with each other 82 to execute a particular set of workloads. Among these MC8051 83 IPs, at least one MC8051 IP is considered trustworthy, while any 84 of the other IPs can be intruded with (open-source) Trust-Hub 85 HT benchmarks [21] like AES-T100, AES-T800, vga lcd-T100, 86 RS232-T1000, memctrl-T100, and ethernetMAC10GE-T700. In 87 these experiments, we monitor the power consumption of the 88 trusted MC8051 to identify the change in power consumption of 89 each instruction in different pipeline components. 90

In our experimental results given in Fig. 1, the top-row shows fine-grained power profiles of the trusted MC8051 microcontroller while executing the instructions (i.e., MOV, ADD, INC) for eight different test scenarios. Each scenario is associated with the activation of a single HT except in the scenario SO (i.e., there is no active HT in any IP). The bottom-row shows the change in power consumption (δP) in different scenarios w.r.t. the power consumption in scenario SO. From this analysis, we make the following observations:

- 1) The δP in scenario S6 is a lot higher than the δP in other 100 scenarios (see Labels L1 and L2). The reason behind this 101 is that in S6, the HT activity (i.e., constant information 102 leakage) is higher than other scenarios. Similarly, some of 103 the scenarios show smaller δP values. However, δP depends 104 upon instruction. For example, in scenario S3, the value of 105 δP is < 2% for the MOV instruction (see Label L4), but for 106 the INC instruction δP is $\approx 5\%$. 107
- The change in power consumption δP also varies in different 2) 108 pipeline stages. For example, in all instructions and all 109 scenarios, the value δP in the Fetch pipeline stage is 110 negligible. However, this value can be higher in unknown 111 HTs. The value of δP in the Decode pipeline stage for MOV 112 is higher (see labels L1 and), but the value of δP in the 113 Decode pipeline stage for ADD is negligible. Therefore, for 114 complete coverage of the change in power consumption (δP) 115

61

62

63

64

65

66

67

68

69

91

92

93

94

95

96

97

98



Fig. 1: Effects of Trust-Hub HT benchmarks (i.e., AES-T100, AES-T800, vga_lcd-T100, RS232-T1000, memctrl-T100, and ethernet/MAC10GE-T700) on the power consumption w.r.t. different pipeline stages of an SoC consisting of four MC8051, one vga_lcd, one AES, one Ethernet, one RS232, four memory controllers IPs for different instructions, i.e., MOV, ADD, and INC. Note: these results are generated by synthesizing the MC8051 (RTL in Verilog) using the Xilinx toolchain for the Spartan 3(xc3s-1500) FPGA, as we consider resource-constrained IoT edge devices. $\delta P = \frac{|P_{S0}| - |P_{Sx}|}{|P_{S0}|}$, where P_{S0} and P_{Sx} represent the power consumption in scenario S0 and scenario SX ($x \in \{1, 2, 3, 4, 5, 6, 7\}$), respectively. The workloads used for MC8051 are 32-bit encrypted multiplication, subtraction, addition, and division. The inputs are encrypted using AES, and the results are displayed on the screen using VGA as well as transmitted using Ethernet and RS232 IPs.

due to a HT, we need to consider the individual power profiles of each pipeline stage.

¹¹⁸ 3) In all the scenarios, the values of δP are large enough and can be detected¹ using state-of-the-art run-time power analysis [22]. For example, in all the scenarios, the values of δP vary from 1% to 35%.

In summary, these observations strongly indicate that the
 extracted fine-grained power profiles can be leveraged for
 run-time ML-based HT detection.

125 B. Associated Research Challenges

116

117

The classification of the above-discussed power profiles and monitoring them during run-time, design time, or even during testing leads to the following research challenges:

- 1) In a contemporary SoC, for resource-constrained IoT edge devices, fine-grained power analysis for an n-stage pipeline is not straightforward as it involves a lot of dependencies. This raises a key question about how to extract the distinguishing power profiles of instructions at the granularity of different pipeline stages with a minimum overhead?
- 2) How to exploit these diverse fine-grained power profiles
 of different instructions (or instruction types) to develop a
 lightweight ML-based run-time HT detection technique while
 keeping the complexity and area overhead minimal?
- 3) Would the fine-grained power-analysis still be useful to
 accurately detect HTs at run time under the process variations
 and aging effects?

142 C. Novel Contributions and Concept Overview

To address the above research questions, we propose a novel methodology, called MacLeR, to design an ML-based run-time HT detection technique that exploits the fine-grained power profiling of the microprocessor (see Fig. 2). Towards this, MacLeR employs the following analysis and methods

148 1) To obtain the fine-grained power profiles, we propose to
 measure the individual power of each pipeline stage w.r.t. a
 particular instruction (see Section V). The reason for choosing



Fig. 2: Design, test, and run-time flow of our methodology for ML-based HT detection technique (MacLeR). Highlighted boxes represent the novel contributions. The evaluation/testing is done on a LEON3-based SoC.

this method is that the impact of HTs on fine-grained power profiles is relatively more noticeable as compared to the overall power.

- 2) To reduce the complexity and detection time, we propose 154 an off-chip monitor that collects analog power profiles and 155 converts them into the digital domain (see Section VI). These 156 power profiles are then used first for training an ML model 157 (in our case it is a lightweight multi-layer perceptron (MLP)) 158 at design time, and afterwards at run time for detecting HTs. 159 The reason for choosing an MLP is because it requires fewer 160 computations and is typically faster than other complex ML 161 algorithms. 162
- 3) Extracting the fine-gained power profiles of a microprocessor during run time requires multiple power ports. Therefore, to reduce the number of power ports, we propose a single power-port current acquisition block (SP-CAB) and accordingly measure the current in a time-division multiplexing manner (see Section V).
- 4) To study the robustness of MacLeR (i.e., drop in HT detection accuracy), we perform a sensitivity analysis under the process variation by performing the Monte-Carlo simulation using the PV models from TSMC 65nm technology (see Section VIII).
- 5) To study the robustness of MacLeR (i.e., drop in HT detection accuracy), we also perform a sensitivity analysis inder aging effects with and without different aging polices, i.e., Fast-Core-Age-First and balanced-aging profile (see Section VIII-C).
- 6) To illustrate the scalability and generalizability of the 178 MacLeR, we evaluated MacLeR for SoC with un-trusted 179 microprocessor IPs and non-processor SoC (see Section IX).

151

152

153

163

164

165

166

167

168

169

170

171

¹Note: The detectable change in power consumption depends upon the calibration of the current sensors and the corresponding analog-to-digital converter. For example, some state-of-the-art run-time power analyses cannot detect less than 5% change in power consumption [22].

Hardware Design: To evaluate our MacLeR framework with the above methods, we developed a LEON3-based SoC consisting of four LEON3 processor IPs integrated with one vga_lcd IP, one RS232 IP, one Ethernet IP, four memory controller IPs, one basic-RSA and one AES IP for multiple instructions using different ML-algorithms (see Section VII).

Key Results Compared to the state-of-the-art ML-based
 HT detection Technique: We analyzed our MacLeR on the
 above-mentioned SoC for multiple trust-Hub HT benchmarks and
 compared it with the state-of-the-art technique presented in [9].
 Key results of these experiments are:

- ¹⁹² 1) With only a single port power measuring block, our *MacLeR*, ¹⁹³ using an MLP with two hidden layers and eight neurons ¹⁹⁴ per layer, achieves HT detection accuracy of 96.256% that ¹⁹⁵ is $\approx 10\%$ more than the maximum accuracy achieved by the ¹⁹⁶ technique presented in [9].
- ¹⁹⁷ 2) The area and power overheads of MacLeR are $\approx 7x$ less than the area and power overheads of the technique presented ¹⁹⁹ in [9]. MacLeR requires $\approx 7.01 \mu m^2$ ($\approx 0.15\%$ of the area of the implemented SoC) and $\approx 15\mu W$ (< 1% of the power of the implemented SoC), respectively, when synthesized for ²⁰² 65nm technology using the Cadence Genus tool.

Sensitivity to the Process Variations and Aging: The 203 side-channel parameters-based (like power consumption) HT 204 detection techniques are vulnerable to process variations (PV) 205 and aging. Therefore, we also analyze the impact of PV on 206 the MacLeR by performing Monte-Carlo simulation using given 207 PV models from TSMC 65nm technology. The aging variations 208 based on the model presented in literature [23]-[25], i.e., 209 change in operating frequency after Year-1, Year-2, Year-5 and 210 Year-10. We evaluated MacLeR with no aging mitigation and for 211 two aging policies, i.e., Fast-Core-Age-First and balanced-aging 212 profile. Key results of this sensitivity analysis are: 213

- 1) In the microprocessor, the power variations due to HT
 are significantly higher compared to the PV-induced power
 variations or powaer variation due to aging effects.
- ²¹⁷ 2) The average drop in the HT detection accuracy of MacLeR is ²¹⁸ less than 1% and 9% when considering only PV and PV with ²¹⁹ worst-case aging, respectively, which is \approx 10x less than in the ²²⁰ case of the state-of-the-art ML-based HT detection technique.

II. RELATED WORK

221

Typically, HT detection techniques employ delay [6]-[8], 222 and consumption [9], [10], [13] power operating 223 frequency [26][27] signature-based analysis. However, most of 224 these techniques are payload-specific, i.e., they can only detect 225 HTs during the design or testing phases, and require golden 226 circuits. However, the intruder may hide HTs by exploiting the 227 aging behavior [4][5] or the switching activity [3] of the chip. 228 Detecting such HTs during the testing phase is very challenging, 229 and the undetected HTs may get activated once the chip is in 230 use. Run-time approaches, on the other hand, can monitor an 231 IC for its entire operational lifetime, providing an important 232 last-line of defense. Therefore, specialized techniques have been 233 developed to detect HTs with specific payload at runtime, i.e., 234 confidentiality [28], integrity [29] and availability [30] attacks. 235 The main drawback of such run-time techniques is that they 236 incur large area and power overhead [31] and require precise 237 calibration to cater to environmental changes and process 238 variations. 239

To address the above-mentioned limitations, ML-based techniques have emerged as a promising solution to detect the possibility of anomalies at run time, while exploiting the

TABLE 1: Comparison with state-of-the-art ML-based run-time HT detection (SVM: support Vector Machine, RE: Reverse Engineering, TMR: Triple Modular Redundancy, DT: Decision Tree, "n": Number of components involve in a pipeline operation, C: Confidentiality, I: Integrity, A: Availability, P: Power, D: Delay)

Techniques	Payloads			Parameters		ML	On Chin Overhead	
	С	Ι	Α	Р	D	Tools	Oli-Chip Overhead	
[32], [33]			\checkmark	\checkmark	\checkmark	SVM	SVM and RE overhead	
[19]	\checkmark	\checkmark			\checkmark	SVM	SVM Model and TMR	
[9], [22]		\checkmark	\checkmark	\checkmark		DT	"n" Power-ports and ADCs	
MacLeP	✓	✓	~	~		MLP	One power-port, "n" current	
MacLer							sensors, and Time Multiplexer	

datasets obtained during the measurement phase for training [17]. 243 One of the major challenges in such techniques is generating 244 the parametric or behavioral profile to train the ML tool. 245 Recently, a support vector machine (SVM) has been used to 246 classify the intruded and un-intruded parametric behavior [18]. 247 However, modeling and acquiring the dynamic behavior of SoC 248 using SVM is computationally costly, e.g., it requires $m \times p$ 249 multiplications and requires $p \times wordsize$, where m and p 250 are the size of data and number of features, respectively. To 251 cater to this problem, Kulkarni et al. [19] proposed to use 252 other supervised ML online algorithms, i.e., k-NN and Modified 253 Balanced Winnow (MBW) algorithm. However, these approaches 254 assume that IP modules are not intruded and therefore, they 255 are only applicable to availability attacks. The work in [9] 256 proposed an on-chip power-based technique, which can detect 257 HTs having direct or indirect effects on the power consumption 258 of a microcontroller [9]. However, this HT detection technique 259 requires a large number of power-ports to extract the power 260 behavior for ML training and ML inference, and is therefore 261 infeasible to be deployed in real-world embedded systems. Table 262 I summarizes state-of-the-art ML-based HT detection approaches 263 w.r.t. their features, as well as the orientation of our proposed 264 MacLeR framework highlighting the key differences. 265

III. THREAT MODEL

We assume that the *third-party IP (3PIP) vendors are not* ²⁶⁷ *trustworthy*, and therefore, the specification and source code ²⁶⁸ provided by the vendor may contain HTs; see Fig. 3.



Fig. 3: Brief overview of the IC manufacturing along with the targeted threat model and the corresponding payloads.

The hardware designers/architects who integrate different 270 3PIPs, along with the in-house IPs (if any), to develop an SoC 271 are considered to be the defenders. Note that among these IPs 272 at least one IP is trusted. This paper targets HTs (see Fig. 3), 273 which have a *direct* or *indirect* impact on the shared power 274 network between IPs of a SoC. Although the multi-core SoCs 275 can have multiple power grids and different voltage islands, 276 the SoCs in battery-operated components for edge devices 277 typically have only one power grid with multiple voltage islands 278 (for instance, GAP-8 [20]), which is shared between different 279 components. Therefore, in this work, we design a low-power 280 machine-learning-based run-time HT detection methodology for 281 SoCs that have one power grid with multiple voltage islands. 282

266

IV. MACLER: ML-BASED RUN-TIME MONITORING

283

308

321

Fig. 4 shows the complete step-by-step flow of McLeR, which consists of the following key steps:

- 1) The main goal of MacLeR is to design a low-power ML-based 286 monitor for HT detection, for which a proper training 287 dataset is required. Towards this, during the design phase, 288 first, MacLeR generates power profiles by measuring the 289 combined power consumption of each component involved in 290 a particular pipeline stage. However, to generate the abnormal 291 power profiles of a microprocessor for MLP training, we use 292 the Trust-Hub HT benchmarks. Note, we use different sets of 293 HT benchmarks for training and testing of MacLeR to avoid 294 any kind of training bias. 295
- 296 2) During the design phase, it uses the generated power profiles
 to train different variants of MLPs. Then it performs a design
 space exploration (DSE) w.r.t. the detection accuracy and the
 associated overhead of the MLP, and it chooses the most
 appropriate MLP, which is used for run-time HT detection.
- 3) During the run time, MacLeR measures the power consumption of each component involved in a particular pipeline stage using multiple *current mirrors*², and then it collects the combined power using a single pMOS transistor. Then these *power values are collected in a time-division multiplexing manner* and used by the trained MLP (which is the best-one from the Step-2 of DSE) to detect HTs.



Fig. 4: MacLeR: ML-based methodology to run-time power monitoring. CABs represent the current acquisition blocks for sth pipeline stages (PSs).

V. FINE-GRAINED POWER PROFILING

During design time, fine-grained power profiles are obtained by measuring the instruction-dependent power of each component associated with a pipeline stage. However, power acquisition during the run-time poses a research challenge about *how to acquire the fine-grained power profiles with a minimum area overhead*?

For this, we propose to use *multiple current mirrors* for measuring the current from each component and collect it using a single pMOS transistor-based collector, as shown in Fig 5. Since the current measuring accuracy is dependent on the sizes of the transistors, therefore, we computed these sizes using the following set of equations:

$$W_{nsc_s}' = SF_{nsc_s} \times W_{nsc_s} \tag{1}$$

(2)

$$SF_{nsc_s} = \frac{I_{nsc_s}}{max(I_{ns1}, I_{ns2}, \dots, I_{nsc_s})}$$

Where W_{nsc_s} and W'_{nsc_s} are the widths of nMOS in the parent branch and corresponding mirror branches for $c_s th$ component of the *sth* pipeline stage, respectively. In some cases, the width requirement exceeds the maximum allowed width. to address



Fig. 5: The proposed single power-port current acquisition block (CAB).



Fig. 6: Single power-port based hardware implementation of MacLeR with on-chip and off-chip hardware components.

this, we introduce the scaling factor SF_{nsc_s} that normalizes the current and respective transistor width, to keep the width requirement within the limit, as shown in Equation 2. Similarly, using the model of [34], we computed the width of a single pMOS for a given component 'C', using the following equation: 330

$$W_{ps} = \frac{T_{wR} \times W_{n_min}}{c} \; ; \; define \; T_{wR} = \frac{\mu_n}{\mu_p} \tag{3}$$

The single current sensor-based power-ports are used to 331 measure the current of different modules involved in each 332 pipeline stage. Typically, the number of power-ports required to 333 cover all the modules is equal to the number of components 334 involved in the operations of pipeline stages [9][22], e.g., in 335 n-stage pipeline architecture, the number of power-ports is $N_p =$ 336 $C_1 + C_2 + ... + C_n$, where $C_1, C_2, ..., C_n$ are the number of 337 components involved in pipeline operations of 1st, 2nd, ..., 338 nth pipeline stage, respectively. Having multiple power ports 339 in an IC is very expansive for the IC packaging. Therefore, 340 to acquire the complete power profile of the microprocessor 341 via a single power-port, we propose to acquire the data using 342 time multiplexing (which measures the current of each SP-CAB 343 after every clock cycle), as shown in Fig. 6. Note, MacLeR 344 extracts and uses the fine-grained power profiles of a trusted 345 microprocessor in an SoC. Therefore, it does not require any 346 golden circuits of un-trusted IPs. 347

VI. TRAINING AND SELECTION OF AN EFFICIENT MLP MODEL

After acquiring the power profiles of the microprocessor, MacLeR chooses an appropriate ML algorithm based on the required HT detection accuracy and design constraints. Towards this end, we propose an iterative methodology that first trains the multiple configurations of MLPs using the following steps, as shown in Fig. 4.

 We start by labeling different power-profiles to differentiate the intruded and un-intruded power profiles. These labelings are, in turn, used to train and validate the ML models. Note, during the design time, the abnormal power profiles are obtained using the trust-hub HT benchmarks.

348

²Current mirror is an analog circuit that copies the current of an active device using diode connected CMOS transistor. Typically, these circuits are used to sense the current of an active device.



Fig. 7: Hardware implementation of the MacLeR monitoring framework for LEON3 with a seven-stage pipeline architecture.

- 2) Next, we categorize these power profiles w.r.t. the functional 361 362 and behavioral similarity to increase the efficiency of the ML models. 363
- 3) After the categorization, we train the multiple ML models and 364 validate them by applying the testing dataset. 365
- Finally, MacLeR selects the best MLP model based on the 366 4) maximum HT detection rate, associated overhead, and the 367 368 given design constraints.

Note, MacLeR requires the instruction, its category, and power 369 value, irrespective of the pipeline stage, as shown in Fig. 7. The 370 main reason to choose the fine-grained power profiling at the 371 pipeline stage is that MacLeR can explore multiple power values 372 to expand its search space. 373

VII. CASE STUDY: EMPLOYING MACLER TO A LEON3-BASED SOC

We illustrate the practicality, utilization, and effectiveness of 376 our MacLer framework by applying it on a LEON3-based SoC, 377 where at least one of the IP is trusted, as shown in Fig. 7. 378 The main motivation of choosing LEON3 is that it is highly 379 configurable and open-source, and the HT benchmarks that are 380 provided by trusthub.org [21] can easily be integrated into it. The 381 workloads used for LEON3 are 64-bit encrypted multiplication, 382 subtraction, addition, and division. The inputs are encrypted 383 using AES and results are displayed on the screen using VGA 384 and also transmitted using Ethernet and RS232 IPs. Note, the 385 addition, subtraction, and multiplication are used for training the 386 ML monitor, and the division is used at the inference stage of 387 the ML-monitor to detect the HTs, and therefore, avoiding the 388 biasing in the testing phase. 389

A. LEON3: Power Profiling 390

374

375

For obtaining the power profile, we synthesized the LEON3 391 processor using Cadence Genus (Encounter) tool with the TSMC 392 65nm library. The power of each module involved in the pipeline 393 stage is calculated separately for each instruction. For example, 394 395 Fig. 8 shows the power consumption in each pipeline stage for a particular instruction, which is extracted by executing one 396 instruction at a time. It is very challenging and computationally 397 expansive to cover all the possible combinations of instructions. 398 Therefore, to reduce the overheads, we use the instruction 399 categorization of SPARC V8 architecture [35], i.e., the following 400 five categories: 401

- 1) Category 1 (Cat1): Load/store instructions access memory 402 and, use registers and a signed 13-bit immediate value to 403 calculate a 32-bit, byte-aligned memory address, e.g., load 404 (LD), load double (LDD) and load floating-point (LDF). 405
- 406 2) **Category 2** (Cat2): Arithmetic/logical/shift instructions perform arithmetic, logical, and shift operations, e.g., subtract 407 (SUB), add (ADD), multiply (ULMUL) and add with carry 408 (ADCC). 409
- Category 3 (Cat3): Control-transfer instructions perform 3) 410 PC-relative branches and calls, register-indirect jumps, and 411



Fig. 8: Power Profiles of un-intruded LEON3 for different instructions



Fig. 9: Hardware Implementation of the single power-port current acquisition block for pipeline stage Fetch of the LEON3 processor.

conditional traps, e.g., restore (RESTORE), call and link 412 (CALL) and save (SAVE). 413

- 4) Category 4 (Cat4): Read/Write Register instructions read 414 and write the contents of software visible state registers 415 and processor registers, e.g., write to processor state register 416 (WRPSR), write to y register (WRY) and read from y register 417 (RDY). 418
- 5) Category 5 (Cat5): Floating-point operate instructions 419 perform all floating-point operations, e.g., floating-point move 420 (FMOV), floating-point operate (FCMP) and floating-point 421 add (FADD).

Note, we assume all the required data is available in the 423 on-chip memory, and thus, the difference in power profiles during 424 cache hits or misses is not considered in this work. However, 425 this behavior can be captured by exploiting the pipeline stall 426 flags [36]. 427

B. LEON3: Data Acquisition

The power consumption of a microprocessor is dependent 429 upon the number of modules involved in the execution of 430 instructions during a particular pipeline stage, e.g., LEON3 431 has seven different power profiles, i.e., one for each pipeline 432 stage. To model the power behavior, first, we identify all the 433 modules involved in the operation of a particular pipeline stage. 434 Fig. 7 shows that in LEON3, the fetch stage requires instruction 435 cache (I-Cache), AHB bus, adder, and multiplexers (MUX). 436 Decode, register access, execute, memory and exception stages 437 require register file, ALU, data cache (D-cache), and interrupt 438 controller. In LEON3, the fetch stage consists of 4 components, 439 which is the maximum number of components involved as 440 compared to any other pipeline stage. To obtain the power 441 profiles, we implemented the CAB for each pipeline stage of 442 the LEON3, e.g., Fig. 9 shows the CAB for Fetch stage. To 443

422



Fig. 10: Power consumption of seven pipeline stages of the LEON3 microprocessor while executing multiple instructions. The Red dots (\bullet) in the figure represent the activations of MC8051-T200 in the SoC.



Fig. 11: Design space exploration of different configurations of implemented MLPs with one or two hidden layers. The blue color represents the MLP with two hidden layers, and the black color represents the MLP with one hidden layer. The inputs for MLP are 11: Power, 12: instruction, and 13: category, and output labels are 01: un-intruded and 02: Intruded.

generate the *anomalous power profiles*, we implemented the *trust-hub HT benchmarks*. In our experimental setup, AES-T100,
AES-T800, vgalcd-T100, RS232-T1000, memctrl-T100, and
ethernetMAC10GE-T700 benchmarks are used to generate the
data for *training*, while the data generated using all the HT Trojan
benchmarks for RS232, MC8051, AES, Basic RSA, VGA-LCD,
memory controller and Ethernet IPs are used for *evaluation*.

Fig. 10 shows the power profiles of LEON3 in the presence of AES-T100 in SoC, and the red dots (•) show the triggering of AES-T100. The power value at each time unit, along with an instruction and its category, is extracted to generate the required power profile³. These profiles are then used to train the ML model in the next phase.

457 C. LEON3: Run-time Monitor for HT Detection

After extracting the power profile in the previous phase (see Fig.10), we analyze and transform it in such a way that it can be utilized for training and validation. This involves proper labeling of the extracted power behavior to differentiate between *intruded* and *un-intruded* behaviors, and pre-processing to reduce the redundant dataset. After the transformation, we trained different configurations of neural networks (multi-layer 464 perceptrons (MLP) with one and two hidden layers, as shown 465 in Fig. 11). Afterwards, we analyzed the trade-off between 466 accuracy and computational cost as shown in Fig. 11. For a 467 comprehensive analysis, we trained each configuration on the 468 abnormal power profiles extracted from the different scenarios 469 (explained in Fig. 1). For example, MLP (1,8) is trained for 470 anomalous data (generated from the scenarios S1, S2, S3, S4, S5, 471 S6, and S7 individually, and a combination of all scenarios) and 472 the normal data (generated from the scenario S0). This analysis 473 shows that the MLP with two hidden layers and eight neurons 474 in each hidden layer provides maximum HT detection accuracy, 475 i.e., 96.256% in our case study. 476

HT Detection Accuracy: To validate the extracted trained 477 model, we randomly divide the labeled data into k-mutually 478 exclusive subsets, where each subset is approximately of the same 479 size, and performs the training and validation k times. In each 480 iteration, one subset is used for validation, and the others are 481 used in training. Thus, each subset is used for an equal number 482 of times for training and once for validation. We also evaluated 483 the trained network for unseen data generated using trust-hub HT 484 benchmarks, as shown in Fig. 12. 485

The experimental analysis shows that in the case HT 486 benchmarks for MC8051, the trained MLP with two hidden 487 layers and eight neurons in one layer provides approximately 488 98% HT detection accuracy, and with a very small number 489 of false positives and false negatives. However, for other HT 490 benchmarks, MacLeR still provides approximately 90% HT 491 detection accuracy. Based on these observations, we conclude 492 that the impact of HTs on shared power network, especially in 493 *multi-IP based SoC with at least one trusted microprocessor, can* 494 be detected by observing the fine-grained power profiles of the 495 trusted processor. 496

Moreover, for comprehensive analysis, we also compute 497 the Mathews correlation coefficient, as shown in Fig. 12(d). 498 MLP1(10, 100) and MLP2(50,100) using [9] gives up to 88% HT 499 detection accuracy. However, the MCC analysis shows that MLPs 500 trained using [9] are either randomly flipping the binary decision 501 (because MCC is close to zero, see labels P10 and P11) or show 502 the negative correlation. The reason for this is that number of 503 false positives, and the number of false negatives is very large. 504 Therefore, these MLPs cannot be considered as a good binary 505 classifier. On the other hand, MCC values for an MLP trained 506 using MacLeR go up 0.7 (see label P12), which is the property 507 of a very good binary classifier. 508

VIII. SENSITIVITY ANALYSIS OF MACLER UNDER PROCESS VARIATIONS

The side-channel parameters (like Power) based-HT detection techniques are vulnerable to environmental changes (e.g., temperature variations and measurement noise) and process variations (PV). To illustrate the variation-tolerance of MacLeR, we perform an analysis that consists of the following steps: 513

- First, we perform the Monte-Carlo analysis using the given PV model from TSMC 65nm technology to generate power profiles with and without HT activation while using multiple workloads, i.e., the addition, subtraction, and multiplication. In this experiment, we perform 100 experiments for each workload with and without each benchmark Trojan.
- Afterwards, we use these power profiles to train the MLP
 that is selected in Section VII-C based on the highest HT
 detection accuracy (see Fig.11). Then, the trained MLP is used
 to analyze the impact of PV on the HT detection accuracy.

509

 $^{^{3}}$ For example, at 1ns the power profile consists of the power of each pipeline stage is ([0.086649W, 0.027123W, 0.027238W, 0.013182W, 0.015111W, 0.012424W, 0.059794W], LD and Cat1).



Fig. 12: False positives, false negatives and HT detection accuracy of the MacLeR and the state-of-the-art run-time ML-based HT detection technique [9], in the presence of different HT benchmarks with and without considering the process variations. Note: these analyses are based on the 100,000 classification per HT, where the total number of activations is 1000 out of 100,000. In these experiments, all benchmarks related to MC8051 are implemented in the LEON3 microprocessor and all other HT benchmarks are also configured for the LEON3 microprocessor. In these experiments, the overall accuracy is computed as Accuracy = $\frac{TP+TN}{TP+TN+FP+FN}$, where TP, TN, FP, and FN represent true-positives, true-negatives, false-positives, respectively. The Mathews Coefficient is computed using the standard formula, $MCC = \frac{(TP+TN)-(FP+FN)\times(TN+FP)\times(TN+FP)}{\sqrt{(TP+FP)\times(TP+FN)\times(TN+FP)\times(TN+FN)}}$.



528 A. Impact of PV on Fine-Grained Power Profiles

The impact of process variations is not uniformly distributed for an SoC. Depending upon the fabrication conditions and variation in the fabrication process, it affects different components with different intensities. Therefore, to analyze the impact of process variation on fine-grained power profiles, we individually analyze the power profiles extracted from the CAB associated with each pipeline stage of the LEON3 microprocessor. For example, Figs. 13 show the impact of PV





In the middle: dynamic power consumption for 1000 ns for the best-case scenario and worst-case scenario On the right side: dynamic power consumption for 1000 ns



Fig. 13: The impact of process variations and implemented hardware Trojan benchmark, i.e., MC8051-T600, on the power behavior of Fetch, Decode, Register Access, and Execute pipeline stages of LEON3 microprocessors while executing the multiple instructions. The results presented in black, blue and red colors represent the nominal power behavior, variations in power behavior due to PV, and variations in the power behavior due to HT, respectively. Note, in these analyses, Best-Case (BC) defines the scenarios in which HT is easily detectable, and Worst-Case (WC) defines the scenarios in which HT is hard to detect.

⁵³⁷ on fine-grained power profiles of LEON3 microprocessor with ⁵³⁸ and without HT benchmark, i.e., MC8051-T600⁴. From these analyses, we made the following observations:

1) The analysis presented in Fig. 13 (a) shows that in 540 the presence of an active HT (i.e., MC8051-T600) the 541 maximum power consumption of the "Fetch" pipeline stage 542

⁴For these analyses, we performed 100 experiments for each case with multiple HT benchmarks. However, due to limited space, we present analysis for 20 experiments for each case with one HT benchmark, i.e., MC8051-T600.

On the left side: maximum and minimum values of power consumptions



In the middle: dynamic power consumption for 1000 ns for the best-case scenario and worst-case scenario

On the right side: dynamic power consumption for 1000 ns



Fig. 14: The impact of process variations and implemented hardware Trojan benchmark, i.e., MC8051-T600, on the power behavior of Memory, Exception, and Write pipeline stages of LEON3 microprocessors while executing the multiple instructions. The results presented in black, blue and red colors represent the nominal power behavior, variations in power behavior due to PV, and variations in the power behavior due to HT, respectively. Note, in these analyses, Best-Case (BC) defines the scenarios in which HT is easily detectable, and Worst-Case (WC) defines the scenarios in which HT is hard to detect.



Fig. 15: Impact of different range of the process variations on the average detection accuracy. Note, this analysis is performed for the MC8051-T600.

is significantly larger than the PV boundaries⁵. For example, 543 the best-case (Experiment 9) analysis shows that the spread 544 of power consumption in the case of MC8051-T600 is 545 smaller (see label V1) but is shifted towards the higher 546 power consumption (see Label A1). This behavior shows the 547 additive nature of MC8051-T600. However, in some cases, the 548

variations are not significant. For example, in the worst-case (Experiment 16) analysis, the variations in power are smaller, and the mean value of power consumption in the presence of 551 MC8051-T600 is within the PV boundaries (see label A2).

- Fig. 13 (b) shows a similar trend for the "Decode" pipeline 2) 553 stage. However, variations in power consumption due to 554 MC8051-T600 are even larger than the variations in power 555 consumption of the "Fetch" pipeline. For example, in the 556 best-case (Experiment 9) analysis, the power spread is large 557 (see label V3), and it completely lies outside the PV 558 boundaries. 559
- Similar trends are observed for the other pipeline stages of 3) 560 the LEON3 microprocessor, i.e., "Register Access" in Fig. 13 561 (c)", "Execute" in Fig. 13 (d), "Memory" in Fig. 14 (a) 562 and "Write" in Fig. 14 (c). However, the power behavior 563 of the pipeline stage "Exception" is hardly affected by 564 MC8051-T600. For example, the best-case analysis (see labels 565 A11 and V11) and the worst-case analysis (see labels A12 and 566

550

⁵It is defined as the absolute difference between the maximum (P_{max}) and minimum (P_{min}) values of power consumption in the presence of PV, $|B_{PV}| =$ $|P_{max}| - |P_{min}|.$

623



Fig. 16: Performance analysis of MacLeR for different HT benchmark under different PV and aging variations, i.e., change in operating frequency after Year-1, Year-2, Year-5, and Year-10.

V12) in Fig. 14 (b) shows that in most of the experiments, power variations due to MC8051-T600 are within the PV boundaries. The reason behind this is that MC8051-T600 does not get triggered when the instructions are inside the exception pipeline stage. Moreover, in most of the workloads, this pipeline stage remains dormant.

In summary, on average, the HT detection accuracy drops in MLP1(10, 100) and MLP2(50,100) using [9] are $\approx 29\%$ (83.75% to 55.002%) and $\approx 11\%$ (88.56% to 77.401%), respectively. However, on average, the HT detection accuracy drop in MacLeR (subjected to PV) is less than 1% (96.256% to 95.85%) compared to the case without PV consideration.

Based on the above-mentioned analyses, we conclude that in most cases, variations in fine-grained power profiles of the microprocessor due to HT are significant enough to detect the HT, hence captured by our MacLeR. Moreover, depending upon the applications, the frequency and significance of the pipeline stage can be adjusted to increase the HT detection accuracy.

585 B. Impact of PV on HT Detection Accuracy

567

568

569

570

571

572

To analyze the tolerance of MacLeR against PV, we generated 586 the power profiles for different ranges of process variations, i.e, 587 1% to 10%, and analyze the MLP trained using MacLeR, as 588 shown in Fig. 15. This analysis shows that the drop in HT 589 detection accuracy of MLP trained using MacLeR is negligible. 590 However, the drop in HT detection accuracy of MLPs that are 591 trained using the power profiling technique in [9] is significant. 592 The reason behind this is that the stat-of-the-art technique [9] 593 does not consider the correlation between the instructions with 594 power profiles of microprocessor w.r.t. different pipelines stages. 595 To further illustrate the effectiveness of the MacLeR, we 596 analyze the MLP that is trained using MacLeR for various 597 HT benchmarks from trust-Hub [21] in the presence of 10% 598 PV. Fig. 12 shows the impact of 10% PV on the number of 599 false positives, false negatives, and the HT detection accuracy 600 of the trained MLP. From this analysis, we made the following 601 observations: 602

- 1) For MLPs that are trained using the power profiling technique 603 in [9], in the worst case, the number of false positives is 604 increased by 5x (see label P1 in Fig. 12 (a)) and 2x (see 605 label P2 in Fig. 12 (a)). However, on average, the number 606 of false positives is increased from 500 (without considering 607 the PV) to 1500 (when considering the PV). On the other 608 hand, the increment in false positives for MacLeR is almost 609 negligible, i.e., 1.06x, see label P3 in Fig. 12 (a). A similar 610 trend can be observed for increment in the number of false negatives, i.e., 5x increment as shown by label P4 in Fig. 12 612 (b), 2x increment as shown by label P5 in Fig. 12 (b), and 613 1.15x increment as shown by label P6 in Fig. 12 (b). 614
- Similar to the analysis, presented in Fig. 15, in the worst case, the HT detection accuracy MLPs that are trained using



Fig. 17: SoCs to evaluate the scalability and generalizability of MacLeR. SoC-A consists of 4 un-trusted LEON3 processors, one un-trusted VGA IP, one un-trusted Ethernet IP, one un-trusted RS232 and one trusted AES IP. SoC-B consists of one trusted AES IP and one un-trusted Ethernet IP. SoC-B takes the input, encrypts the input and transmits it via Ethernet.

the power profiling technique in [9] is 32% (see label P7 in
Fig. 12 (c)) and 14% (see label P8 in Fig. 12 (c)), respectively.617On the other hand, the worst-case drop in the HT detection
accuracy for MacLeR is negligible, i.e., 0.6% as shown by
label P9 in Fig. 12 (c). In short, on average, the drop in HT
detection accuracy is also negligible.617618620

C. Sensitivity Analysis of MacLeR under Aging Effects

For the comprehensive analysis, we evaluated MacLeR for different HT benchmark under different PV and aging variations based on the model presented in literature [23]–[25], i.e., change in operating frequency after Year-1, Year-2, Year-5, and Year-10. Moreover, we also evaluated MacLeR with no aging mitigation and for two aging policies, i.e., Fast-Core-Age-First and balanced-aging profile.

- 1) Fig 16 shows that in the case of no aging mitigation technique, 631 HT detection accuracy drop of MLP trained using MacLeR 632 subjected to PV is 0.44% and subjected to aging after Year-10 633 is 8.936% when compared to the case without any variations. 634 However, the decreasing rate of MCC values due to aging 635 is steeper than HT detection accuracy, which shows that the 636 number of false positives and false negatives increase with 637 aging. 638
- 2) Fig 16 shows that in the case of the aging mitigation technique, the detection accuracy drop of MLP trained is relatively smaller. Similarly, the decreasing rate of MCC values is significantly lower than the worst-case aging scenario.



Fig. 18: Performance analysis McLeR for SoC-A and SoC-B in terms of false positives, false negatives and HT detection accuracy in different scenarios, i.e., without PV and aging, PV without aging, PV with aging after Year-0, 1, 2, 5 and 10. Note, results for SoC-A are for the case when LEON3 is intruded with different MC8051 trust-Hub HT benchmarks, and results for SoC-B are for the case when Ethernet IP is intruded with different EthernetMC10GE trust-Hub HT benchmarks.

644 IX. SCALABILITY AND GENERALIZABILITY OF MACLER

To evaluate the scalability and generalizability of MacLeR, 645 we also evaluated MacLeR on SoC-A (with untrusted LEON3 646 and trusted AES IP) and SoC-B (non-microprocessor SoC 647 with trusted AES), see Fig, 17. Note, in both SoCs, the 648 fine-grained power profiles of trusted AES IP are obtained 649 by computing the power consumption of computation blocks 650 for each round separately, as shown in Fig. 17. Experimental 651 results in Fig. 18 show the effectiveness of MacLeR for IPw 652 653 with and without trusted microprocessors. Even in the presence of non-microprocessor trusted IP, MacLeR effectively use the 654 fine-grained power profiles of other non-microprocessor trusted 655 IP, i.e., AES IP, to detect the HT with $\approx 95\%$ accuracy. 656

657 A. Different Workloads running on trusted LEON3 IP

We also evaluated MacLeR, for different input vector to 658 a division workload that is running on a trusted LEON3 IP 659 in LEON3-based SoC. Note, we also considered the PV and 660 different aging effects to evaluate MacLeR for the un-predicted 661 real-world. Fig. 19 shows the HT detection accuracy when three 662 different input vectors are used for the division workload. The 663 experimental analysis shows that for all input vectors, MacLeR 664 behaves very similar trends, high HT detection accuracy and 665 shows very small variations with respect to input vectors. Hence, 666 MacLeR can effectively detect HTs irrespective of input vectors. 667



Fig. 19: HT detection accuracy of MacLeR when different input vectors are running on the trusted LEON3 IP in different scenarios, i.e., without PV and aging, PV without aging, PV with aging after Year-0, 1, 2, 5 and 10



Fig. 20: HT detection accuracy of MacLeR when different workloads are running on other un-trusted LEON3 IPs. Note, in these experiments, the work load running on trusted LEON3 IP is division.

B. Different Workloads running on other un-trusted LEON3 IPs

also evaluated MacLeR for different workload We 670 configurations, as shown in Fig. 20. In these experiments, 671 the workload in trusted LEON3 IP is fixed to division, and 672 the rest of the un-trusted LEON3 IPs can remain idle, can run 673 multiplication, addition or division, see the different workload 674 configurations in Fig. 20. These experimental results show that 675 variation in the workload across the chip have negligible impact 676 (i.e., 2% to 3% decrease) on the HT detection accuracy.

X. ON-CHIP AND OFF-CHIP OVERHEAD OF OUR NEW HARDWARE COMPONENTS OF MACLER

To analyze the on-chip overhead of the proposed MacLeR 680 methodology, we synthesized the RTL of the complete 681 LEON3-based SoC using a 65nm technology in Cadence 682 Genus. On the other hand, the power consumption of off-chip 683 components is estimated based on commonly used SoCs, e.g., 684 TMS3280x SoC for ADC. However, the off-chip area overhead is 685 specific to a given platform. Therefore, in this paper, our primary 686 focus is overhead with respect to power consumption. Table II 687 provides the on-chip and off-chip area and power overhead for 688 LEON3-based SoC and SoC-A⁶. 689

On-chip area overhead: The overall on-chip area overhead 690 for SP-CAB, time multiplexing in LEON3-based SoC is 691 approximately $70.23\mu m^2$, and the on-chip area overhead of 692 SoC-A is approximately $103.26\mu m^2$. The reason behind the extra 693 overhead for the latter is that there are more SP-CABs in SoC-A 694 as compared to SP-CABs in LEON3-based IP. In summary, the 695 area overheads for LEON3-based SoC and SoC-A is less than 696 0.025% of the total area, thus negligible. This analysis also 697 shows that area overheads of the trusted IPs, i.e., LEON3 in 698

678

⁶Note, this same SoC but the trusted IP is AES instead of LEON3.

	Area (μm^2)					
	LEON3-based SoC	SoC-A	LEON3 IP	AES IP		
Without overhead	464851.302	464851.302	108330.348	20332.8		
With on-chip overhead	464921.532	464954.562	108400.578	20436.06		
With on-chip & off-chip overhead	N/A	N/A				
		Power (m)	<i>V</i>)			
	LEON3-based SoC	Power (m) SoC-A	V) LEON3 IP	AES IP		
Without overhead	LEON3-based SoC 734.180657	Power (ml SoC-A 734.180657	W) LEON3 IP 183.2784452	AES IP 0.688		
Without overhead With on-chip overhead	LEON3-based SoC 734.180657 734.6559309	Power (m) SoC-A 734.180657 734.755157	W) LEON3 IP 183.2784452 183.3972637	AES IP 0.688 0.6915		

LEON3-based SoC and AES in SoC-A, is also 0.06% in LEON3 699 IP and 0.5% in AES, thus, negligible. 700

On-chip and Off-chip power overhead: Similarly, the 701 on-chip power overhead for LEON3-based SoC is $\approx 0.47 \ mW$, 702 and the on-chip power overhead of SoC-A is 0.57 mW. which 703 is less than 1% of the total power, thus negligible. In summary, 704 the on-chip power overheads for LEON3-based SoC and SoC-A 705 is less than 0.07% of the total area, thus negligible. However, 706 the off-chip power overheads for LEON3-based SoC and SoC-A 707 are 36.74 mW and 30.26 mW, respectively. The overall on-chip 708 and off-chip power overhead is less than 5% of the total power 709 consumption; thus, it can be considered as tolerable [37]. 710 Similarly, the power overheads of the trusted IPs, i.e., LEON3 711 in LEON3-based SoC and AES in SoC-A, are also 0.06% 712 in LEON3 IP and 0.5% in AES, respectively, thus negligible. 713 Summarizing the key benefits: 714

- 1) The area overhead of MacLeR is 7x less in terms of 715 power ports as compared to state-of-the-art [9][32][33][12]. 716 Moreover, the best-selected MLP configuration for MacLeR 717 consists of two hidden layers, and each layer has only eight 718 neurons. On the other hand, the MLP in [9] with maximum 719 HT detection accuracy (i.e., 85.12%) consists of 50 hidden 720 layers, and each layer has 100 neurons. 721
- 2) The overhead in terms of physical area is larger than the 722 technique of [32][33]. However, this technique uses reverse 723 engineering, which increases the complexity, time, effort, 724 725 and cost substantially. Our technique, in contrast, uses a very simple design and a minimal area overhead, making 726 it practical for fast deployment for the IoT edge and CPS 727 devices. 728

XI. CONCLUSION

729

This paper presents a methodology to design an ML-based 730 731 run-time HTs detection (MacLeR) for resource-constrained IoT edge devices. MacLeR first extracts the instruction-dependent 732 fined-grained power profile of different pipeline stages. 733 Afterwards, it addresses the challenging problem of run-time 734 data acquisition by designing a single power-port based current 735 acquisition block. The power profiles are used to train and 736 explore the design space of multiple ML models, and to select 737 the model providing the highest HT detection accuracy. To 738 illustrate the scalability and generalizability of the MacLeR, we 739 evaluated it on different SoCs with microprocessors as trusted 740 IP, non-microprocessor trusted IP, and non-microprocessor 741 SoCs. Our experimental results show that as compared to the 742 state-of-the-art HT detection technique, MacLeR achieves a 743 10% increase in HT detection accuracy (i.e., 96.256%), while 744 incurring 7x reduction area and power overhead. We also 745 analyzed the impact of process variations and aging variations 746 on MacLeR. The analysis shows that With proper aging policies 747 and PV consideration can effectively, MacLeR can handle the 748 unpredictability of real-world applications. Hence, this simple 749 design with negligible area/power overhead and high tolerance 750 against process variation makes MacLeR feasible in real-world 751 IoT-edge and CPS devices. 752

REFERENCES

[1] M. Tehranipoor et al., "A survey of hardware Trojan taxonomy and

- detection," IEEE D&T of computers, vol. 27, no. 1, pp. 10-25, 2010. [2] H. Li et.al., "A survey of hardware trojan threat and defense," Integration,
- *the VLSI*, vol. 55, pp. 426–437, 2016. I. H. Abbassi et al., "TrojanZero: Switching Activity-Aware Design of [3] Undetectable Hardware Trojans with Zero Power and Area Footprint," in IEEE DATE. IEEE, 2019, pp. 914-919.
- [4] S. F. Mossa et al., "Hardware trojans in 3-d ics due to nbti effects and countermeasure," Integration, the VLSI, vol. 59, pp. 64-74, 2017.
- [5] "Self-triggering hardware trojan: Due to nbti related aging in 3-d ics," Integration, the VLSI, vol. 58, pp. 116-124, 2017.
- [6] S. K. Nandhiniet al., "Delay-based reference free hardware trojan detection using virtual intelligence," in Information Systems Design and Intelligent Applications. Springer, 2018, pp. 506-514.
- X. Cuiet al., "Hardware trojan detection using the order of path delay," [7] ACM JETC, vol. 14, no. 3, p. 33, 2018. [8] N. S. Babuet al., "Wire load variation-based hardware trojan detection using
- machine learning techniques," in Soft Computing and Signal Processing. Springer, 2019, pp. 613–623. F. K. Lodhi et al., "Power profiling of microcontroller's instruction set for
- [91 runtime hardware trojans detection without golden circuit models," in IEEE DATE, 2017, pp. 294–297.
- [10] "A self-learning framework to detect the intruded integrated circuits," in IEEE ISCAS, 2016, pp. 1702-1705.
- [11] O. Söll et al, "Em-based detection of hardware trojans on fpgas," in IEEE *HOST*. IEEE, 2014, pp. 84–87.
- [12] J. He et.al., "Hardware trojan detection through chip-free electromagnetic ide-channel statistical analysis," IEEE TVLSI, 2017
- [13] F. K. Lodhi et al., "Hardware trojan detection in soft error tolerant macro synchronous micro asynchronous (msma) pipeline," in IEEE MWSCAS, 2014, pp. 659-662.
- J. Zhang et al., "Veritrust: Vrification for Hardware Trust," IEEE TCAD, [14] vol. 34, no. 7, pp. 1148–1161, 2015. X.-T. Ngo et al., "Hardware trojan detection by delay and electromagnetic
- [15] measurements," in *IEEE DATE*, 2015, pp. 782–787. X. Chen et al., "Hardware trojan detection in third-party digital intellectual
- [16] property cores by multilevel feature analysis," IEEE TCAD, vol. 37, no. 7, pp. 1370-1383, 2017.
- [17] R. Elnaggar et al., "Machine learning for hardware security: Opportunities and risks," JETTA, vol. 34, no. 2, pp. 183-201, 2018.
- [18] D. Jap et al., "Supervised and unsupervised machine learning for side-channel based trojan detection," in *IEEE ASAP*, 2016, pp. 17–24.
- [19] A. Kulkarni et al., "Adaptive real-time trojan detection framework through machine learning," in *IEEE HOST*, 2016, pp. 120–123.
 [20] E. Flamand et al., "Gap-8: A risc-v soc for ai at the edge of the iot," in
- IEEE ASAP, 2018, pp. 1-4.
- "trust-HUB," 2020. [Online]. Available: [21] M. Tehranipoor et al., https://www.trust-hub.org/
- [22] F. Khalid et al., "Behavior profiling of power distribution networks for runtime hardware trojan detection," in *IEEE MWSCAS*, 2017, pp. 1316-1319
- [23] D. Gnad et al., "Hayat: Harnessing dark silicon and variability for aging deceleration and balancing," in ACM/EDAC/IEEE DAC, 2015, pp. 1–6. A. Tiwari et al., "Facelift: Hiding and slowing down aging in multicores,"
- [24] in IEEE/ACM MICRO, 2008, pp. 129-140.
- [25] S. Rehman et al., "dtune: Leveraging reliable code generation for adaptive dependability tuning under process variation and aging-induced effects," in AĈM/EDAC/IEEE DAC, 2014, pp. 1-6.
- [26] Y. Hou et al., "On-chip analog trojan detection framework for microprocessor trustworthiness," *IEEE TCAD*, 2018.
- [27] "R2d2: Runtime reassurance and detection of a2 trojan," in IEEE HOST, 2018, pp. 195-200.
- N. Veeranna et al., "Trust filter: Runtime hardware trojan detection in behavioral mpsocs," *Springer JHSS*, pp. 1–12, 2017.
 A. Malekpour et al., "TrojanGuard: Simple and effective hardware Trojan [28]
- [29] mitigation techniques for Pipelined MPSoCs," in ACM/EDAC/IEEE DAC, 2017, pp. 1-6.
- [30] H. Zhao et al., "Applying chaos theory for runtime hardware trojan detection," in IEEE CISDA, 2015, pp. 1-6.
- [31] S. Bhunia et al., "Protection against hardware trojan attacks: Towards a comprehensive solution," IEEE D&T, vol. 30, no. 3, pp. 6-17, 2013.
- [32] C. Bao et al., "On application of one-class svm to reverse engineering-based hardware trojan detection," in Quality Electronic Design, 2014, pp. 47-54.
- —, "On reverse engineering-based hardware trojan detection," *IEEE* **TCAD**, vol. 35, no. 1, pp. 49–57, 2016. [33]
- [34] B. Razavi, Design of analog CMOS integrated circuits. Tata McGraw-Hill Education, 2002.
- [35] C. SPARC International, Inc., The SPARC Architecture Manual: Version 8. Upper Saddle River, NJ, USA: Prentice-Hall, Inc., 1992.
- M. Schoeberl et al., "Patmos: A time-predictabl *Real-Time Systems*, vol. 54, no. 2, pp. 389–423, 2018. "Patmos: A time-predictable microprocessor," [36]
- [37] K. Xiao, D. Forte, Y. Jin, R. Karri, S. Bhunia, and M. Tehranipoor, 'Hardware trojans: lessons learned after one decade of research," ACM TODAES, vol. 22, no. 1, p. 6, 2016.

753

754

755

756

757

758

759

760

761

762

763

764

765

766

767

768

769

770

771

772

773

774

775

776

777

778

779

780

781

782

783

784

785

786

787

788

789

790

791

792

793

794

795

796

797

798

799

800

801

802

803

804

805

806

807

808

809

810

811

812

813

814

815

816

817

818

819

820

821

822

823

824

825

826

827

828

829

830

831

832

833

834

835

836