Automated Formal Synthesis of Wallace Tree Multipliers

Osman Hasan Skander Kort

Electrical and Computer Engineering Department Concordia University, Montreal, Canada

MWSCAS/NEWCAS, 2007



Outline











▲□▶ ▲□▶ ▲ 三▶ ▲ 三▶ - 三■ - のへぐ

Hardware Synthesis

 Stepwise refinement of circuit descriptions from higher levels of abstraction to lower ones



◆□▶ ◆□▶ ▲□▶ ▲□▶ ■ のQ@

Hardware Synthesis

 Stepwise refinement of circuit descriptions from higher levels of abstraction to lower ones



- Automated synthesis tools with sophisticated algorithms
 - Prone to design bugs

Hardware Synthesis

 Stepwise refinement of circuit descriptions from higher levels of abstraction to lower ones



- Automated synthesis tools with sophisticated algorithms
 - Prone to design bugs
- Verification of synthesized results is a necessity
 - 70% of the design time and budget is spent on verification

Related Work

▲□▶ ▲□▶ ▲ □▶ ▲ □▶ 亘 のへぐ

Synthesis Verification

Related Work

◆□▶ ◆□▶ ▲□▶ ▲□▶ ■ のQ@

Synthesis Verification

Pre-Synthesis Verification

Correctness of the synthesis program

- Very tedious
- Impossible for the large synthesis programs

Synthesis Verification

Pre-Synthesis Verification

Correctness of the synthesis program

- Very tedious
- Impossible for the large synthesis programs

Post-Synthesis Verification

Output is verified with respect to the input

- No knowledge about synthesis algorithms
- Abstraction differences complicates the task

◆□▶ ◆□▶ ▲□▶ ▲□▶ ■ のQ@

Synthesis Verification

Pre-Synthesis Verification

Correctness of the synthesis program

- Very tedious
- Impossible for the large synthesis programs

Post-Synthesis Verification

Output is verified with respect to the input

- No knowledge about synthesis algorithms
- Abstraction differences complicates the task

Formal Synthesis

Synthesis is performed within a formal environment

- Most hardware systems can be handled
- Familiarity with formal semantics and reasoning

◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶ ● ● ● ● ●

Proposed Solution

- Automated Formal Synthesis Approach
 - Formalization and Verification steps are transparent to the user

◆□▶ ◆□▶ ▲□▶ ▲□▶ ■ のQ@

Proposed Solution

- Automated Formal Synthesis Approach
 - Formalization and Verification steps are transparent to the user
- Limit the synthesis process to a specific set of transformations
 - Formally verified to preserve the correctness of the design prior to the actual synthesis process

(ロ) (同) (三) (三) (三) (○) (○)

Proposed Solution

- Automated Formal Synthesis Approach
 - Formalization and Verification steps are transparent to the user
- Limit the synthesis process to a specific set of transformations
 - Formally verified to preserve the correctness of the design prior to the actual synthesis process
- Verification: Higher-Order-Logic Theorem Proving
 - Higher-Order-Logic
 - System of deduction with a precise semantics
 - High Expressiveness
 - Theorem Provers
 - Computer based proof tools

Methodology



◆□▶ ◆□▶ ◆三▶ ◆三▶ ○○ のへで

Contributions

Related Work

Conclusions

▲□▶ ▲□▶ ▲ 三▶ ▲ 三▶ - 三 - のへぐ

Wallace Tree Multipliers

◆□▶ ◆□▶ ▲□▶ ▲□▶ □ のQ@

Wallace Tree Multipliers

- Fast multiplication of wide operands
- Using Full Adder (FA) and Half Adder (HA) cells

Wallace Tree Multipliers

- Fast multiplication of wide operands
- Using Full Adder (FA) and Half Adder (HA) cells

				a3	a2	a1	a0
				b3	b2	b1	b0
			b0a3	b0a	2	b0a1	b0a0
		b1a3	b1a2	b1a	1	b1a0	
	b2a3	b2a2	b2a1	b2a	a0		
b3a3	b3a2	b3a1	b3a0				
b3a3	b2a3	b1a3	b0a3	b0a	2	b0a1	b0a0
	b3a2	b2a2	b1a2	b1a	a1	b1a0	
		b3a1	b2a1	b2a	0		
			b3a0				
b3a3	c2	c1	s1	b0a	2	b0a1	b0a0
	b2a3	s2	b2a1	b1a	1	b1a0	
	b3a2	b3a1	b3a0	b2a()		
					_		
c6	c5	c4	c3	b0a2	2	b0a1	b0a0
b3a3	s6	s5	s4	s	3	b1a0	

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □

◆□▶ ◆□▶ ▲□▶ ▲□▶ □ のQ@

Automated Formal Synthesis of Wallace Tree Multipliers

 FA and HA transformations are correctness preserving transformations

◆□▶ ◆□▶ ▲□▶ ▲□▶ □ のQ@

Automated Formal Synthesis of Wallace Tree Multipliers

- FA and HA transformations are correctness preserving transformations
- Synthesis Tool
 - C++
 - Accepts the width of operands
 - Returns the synthesized gate-level netlist and the correctness lemma

◆□▶ ◆□▶ ▲□▶ ▲□▶ ■ ののの

Automated Formal Synthesis of Wallace Tree Multipliers

- FA and HA transformations are correctness preserving transformations
- Synthesis Tool
 - C++
 - Accepts the width of operands
 - Returns the synthesized gate-level netlist and the correctness lemma
- Validation Tool
 - Isabelle/HOL
 - Accepts the correctness lemma
 - Returns True if the synthesis is complete and correct

Related Work

Conclusions

▲□▶ ▲□▶ ▲ 三▶ ▲ 三▶ - 三 - のへぐ

Formalization of Wallace Tree Multipliers

▲□▶ ▲□▶ ▲ 三▶ ▲ 三▶ - 三■ - のへぐ

Formalization of Wallace Tree Multipliers

• w_tree: Generates a Wallace Tree



◆□▶ ◆□▶ ▲□▶ ▲□▶ □ のQ@

Formalization of Wallace Tree Multipliers

• w_tree: Generates a Wallace Tree



• eval: Computes integer value of a Wallace Tree



 $s_{6}2^{6} + s_{5}2^{5} + s_{4}2^{4} + s_{2}2^{3} + s_{2}2^{2} + s_{1}2^{1} + s_{0}2^{0}$

▲□▶ ▲□▶ ▲ 三▶ ▲ 三▶ - 三■ - のへぐ

Formalization of Wallace Tree Transformations

• fa_trans_tree: FA transformation on a Wallace Tree



◆□▶ ◆□▶ ▲□▶ ▲□▶ □ のQ@

Formalization of Wallace Tree Transformations

• fa_trans_tree: FA transformation on a Wallace Tree



Similar functions for the HA Transformation

Formalization of Wallace Tree Transformations

 apply_trans: Applies a sequence of FA and HA transformation to a Wallace Tree



Related Work

Conclusions

▲□▶▲圖▶▲≣▶▲≣▶ ▲■ のへ⊙

Wallace Tree Multiplier Verification

Wallace Tree Multiplier Verification

Theorem: FA transformation is correctness preserving

 $\vdash \forall w, n. eval(fa_trans_tree w n) = eval w$

Theorem: HA transformation is correctness preserving

 $\vdash \forall w, n. eval(ha_trans_tree w n) = eval w$

Theorem: Correctness of Wallace Tree synthesis

 $\vdash \forall a, b, t. eval(apply_trans(w_tree a b) t) = a_{10} * b_{10}$

▲□ > ▲□ > ▲目 > ▲目 > ▲目 > ④ < ⊙



◆□▶ ◆□▶ ◆三▶ ◆三▶ ○○ のへで



◆□▶ ◆□▶ ◆三▶ ◆三▶ ○○ ○○



◆□▶ ◆□▶ ◆三▶ ◆三▶ ○○ ○○



◆□▶ ◆□▶ ◆三▶ ◆三▶ ○○ のへで



◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶ ● □ ● ● ● ●

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへぐ

Related Work

◆□▶ ◆□▶ ▲□▶ ▲□▶ □ のQ@

Related Work

- Formal Synthesis
 - A formal approach to specify and synthesize at the system level. [Blumenröhr, 1999]
 - Formal synthesis at the algorithmic level. [Blumenröhr et. al, 1999]

◆□▶ ◆□▶ ▲□▶ ▲□▶ □ のQ@

Related Work

- Formal Synthesis
 - A formal approach to specify and synthesize at the system level. [Blumenröhr, 1999]
 - Formal synthesis at the algorithmic level. [Blumenröhr et. al, 1999]

None of the existing approaches offers automated synthesis

Related Work

- Formal Synthesis
 - A formal approach to specify and synthesize at the system level. [Blumenröhr, 1999]
 - Formal synthesis at the algorithmic level. [Blumenröhr et. al, 1999]

None of the existing approaches offers automated synthesis

- Multiplier Verification
 - On the complexity of VLSI implementations and graph representations of Boolean functions with applications to integer multiplication. [Bryant, 1991]
 - Mechanically Verifying a family of multiplier circuits [Kapur, 1996]
 - Polynomial formal verification of multipliers. [Keim et. al, 2003]

Related Work

- Formal Synthesis
 - A formal approach to specify and synthesize at the system level. [Blumenröhr, 1999]
 - Formal synthesis at the algorithmic level. [Blumenröhr et. al, 1999]

None of the existing approaches offers automated synthesis

- Multiplier Verification
 - On the complexity of VLSI implementations and graph representations of Boolean functions with applications to integer multiplication. [Bryant, 1991]
 - Mechanically Verifying a family of multiplier circuits [Kapur, 1996]
 - Polynomial formal verification of multipliers. [Keim et. al, 2003]

Formal synthesis has never been used with multipliers before

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへぐ

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □

- Automated Formal Synthesis Methodology
 - User friendly
 - Formally verified synthesized results
 - Speeds up the design process

◆□▶ ◆□▶ ▲□▶ ▲□▶ □ のQ@

- Automated Formal Synthesis Methodology
 - User friendly
 - Formally verified synthesized results
 - Speeds up the design process
- Formal Synthesis of Wallace Tree Multipliers
 - Capability to handle synthesis of wide multipliers

◆□▶ ◆□▶ ▲□▶ ▲□▶ ■ ののの

- Automated Formal Synthesis Methodology
 - User friendly
 - Formally verified synthesized results
 - Speeds up the design process
- Formal Synthesis of Wallace Tree Multipliers
 - Capability to handle synthesis of wide multipliers

- Future Work
 - Application to other digital circuits

▲□▶ ▲□▶ ▲□▶ ▲□▶ = 三 のへで

More details and Isabelle/HOL sources

Contact: o_hasan@ece.concordia.ca

Thank You!